Abstract-The performance of partially depleted silicon-on-insulator (PDSOI) dynamic threshold MOSFET (DTMOS) devices is degraded by the body capacitance and body resistance, which depend strongly on the silicon film thickness. We show that the body time constant reduces up to a certain value of silicon film thickness, and then saturates. However, delay of a DTMOS circuit is affected not only by the delay of the body but also by the additional load capacitance, which appears due to the gate to body contact. In this paper, we propose a model for PDSOI-DTMOS circuit delay, taking the effect of body parasitics into account, and use it to study the circuit delay as a function of silicon film thickness. Using this model, we show that the optimum value of silicon film thickness is approximately equal to the depletion width in the silicon film in a typical sub-100-nm PDSOI-DTMOS technology.
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I. INTRODUCTION

S
CALING IS done to increase the circuit speed and reduce area, without significantly affecting the power density [1] . However, in sub-1 V CMOS technologies, the exponentially increasing leakage power becomes a significant part of the total power dissipation [2] . Dynamic threshold MOSFET (DTMOS) operation [3] offers a solution to this problem since a near ideal sub-threshold slope and larger are realizable with these body-tied-to-gate structures. Partially depleted silicon-on-insulator (PDSOI) technologies, with silicon film thickness larger than or equal to the depletion width in the silicon film are reported to be superior for DTMOS operation [4] . However, the large body capacitance [5] and the delay in charging the body [6] are serious issues in implementing SOI-DTMOS.
The body capacitance and body resistance are strong functions of the SOI silicon film thickness, . In this letter, we analyze the effect of silicon film thickness on PDSOI-DTMOS device performance and provide insights into optimized DTMOS device design in PDSOI technologies. To evaluate the device performance, we also propose a delay model for a PDSOI-DTMOS device for a given load capacitance. Using MEDICI simulations and the delay model, we show that an optimum value of silicon film thickness exists for circuit delay minimization.
We discuss the parameter extraction for modeling the body parasitics in Section II. In Section III, we discuss the effect of in PDSOI-DTMOS devices and the need to optimize . In Section IV, we discuss various parameters that need to be taken into account in order to arrive at an optimum value based on circuit considerations. Section V discusses the delay model, proposed in this work, to understand the effect of on delay and arrive at an optimum value of .
II. SIMULATION AND PARAMETER EXTRACTION
We used MEDICI [7] simulations of 100, 70, and 50-nm drawn gate length PDSOI-MOSFETs for this study. The technology parameters used for these nodes are as per the International Technology Roadmap for Semiconductors (ITRS), with drive currents meeting the roadmap targeted values [8] . A contact, having the same work-function as the silicon film, has been provided to the body, at the Si-BOX layer interface, for realizing the DTMOS operation. The supply voltage used for these studies is 0.6 V, in order to prevent source/drain-to-body junction turn on.
The body capacitance is extracted by integrating the transient body current of a device to obtain the change in body charge, , with the body bias varying from 0 V to (with ). The thus obtained is divided by the change in body bias to evaluate the body capacitance, (the p-n junction forward-bias current is negligible at these low bias voltages). The body resistance is extracted using the structure shown in the upper inset to Fig. 1 , with its body doping profile, gate and buried oxide thickness and poly doping kept identical to that of a transistor for a given technology generation. Two contacts are provided on either side of the gate, with one biased at and the other at 0 V. The body resistance is obtained as the ratio of and the current across the two contacts, with the gate biased at . The extracted body resistance is modeled linearly with dimension " " (representing the device width), as shown in the inset of Fig. 1 .
III. SIMULATION RESULTS AND OBSERVATIONS
We show the Elmore time constant of the distributed body network from the body contacts to the midpoint of the PDSOI-DTMOS device in Fig. 1 . The device layout with two body contacts (as used in this letter) is shown in the inset of Fig. 1 . With increasing device width, both and increase for a given technology (throughout this letter, denotes the equivalent resistance which emulates the Elmore delay from the contacts to the mid-point of the device). The product is so large that it is comparable to the delay of a typical logic gate even with small to moderate device widths. In addition to , the value of is also significant, which, for example, is about 35% of the device gate capacitance, , for a 100-nm gate length device (with nm) and 25% of for 70-nm gate length device (with nm). As shown in Fig. 2 , and as well as are strong functions of . The product reduces significantly with for small values of because almost the entire body is depleted. For larger values of , the decrease in is compensated by an increase in and the value of nearly saturates. The value of , with minimum ("saturated")
, is about 70 nm for a 100-nm gate length device, and it does not get affected by scaling because of the simultaneous decrease in and increase in .
IV. CIRCUIT CONSIDERATIONS
We define the optimum value of as that which gives the minimum DTMOS circuit delay for a particular value of OFF state leakage current. A good measure of this is the delay of the circuit shown in the inset of Fig. 3 , with a step input. This delay is large in FDSOI regime due to a large value of , indicating that SOI-DTMOS is most effective when operated in the PD regime. It is affected by two parameters dependent on , namely and load capacitance where is proportional essentially to in a DTMOS circuit ( is the gate capacitance of the device). This delay increases with increasing in the PD regime nm , though decreases (as shown in Fig. 3 ). The variation of the delay with is not uniform for different values of device widths and load capacitances. This is further explained in the next section and an optimum value of using a delay model is also estimated using this approach.
V. OPTIMUM USING DELAY MODEL
We derive the PDSOI-DTMOS delay model, mentioned in the previous section, by integrating the transistor drain current. The saturation drive current of a PDSOI-DTMOS device for a step input, with , can be written as (from expression, taking the following into consideration) (1) where , taking velocity saturation into account. For , and for typical values of body doping and gate oxide thickness, one can use binomial expansions (since ) to rewrite (1)
where (3) and Note that used above, is the body factor. The current in (2) is integrated to obtain the charge on the load capacitor, from which the 50% delay can be written as delay (4) The small error arising from the assumption that the device is in saturation is accounted for by introducing a constant " " in the delay expression shown in (4) above. As verified by MEDICI simulations, the value of " " is only 3%-4% larger than unity, C is the input capacitance of a typical DTMOS inverter. validating our assumption. The value of " ," as obtained from (3), and also verified by MEDICI simulations, lies between 0.15-0.2 for different technologies. The good agreement of the model with the simulation data, even down to the 50-nm gate lengths (see Fig. 4 ), is due to the suppression of short-channel effects in PDSOI-DTMOS devices as reported recently [9] .
The PDSOI-DTMOS delay increases with for a typical range of and values, as shown in Fig. 5 . This increase in delay is about 6% to 9% when is increased from 50-100 nm. It is the smallest for moderate values of and because the effect of increasing is compensated for by a decrease in . For small values of , the body is charged to almost instantaneously and the increase in with dominates. The improvement in delay, obtained by optimizing , is more significant for smaller values of device widths. For all ranges of and , the value of with minimum delay is 50 nm, equal approximately to the depletion region width (in the silicon film) for the 100-nm drawn gate length PDSOI technology. The above decrease in delay of 9% is significant, considering the reported speed improvement with DTMOS [6] , [10] . 
VI. CONCLUSION
The performance of PDSOI-DTMOS devices is degraded by large values body resistance and body capacitance . These parameters depend strongly on the silicon film thickness, . The value of body time constant reduces significantly when is comparable to the depletion width and saturates for larger values of . Using a DTMOS delay model developed as part of this work, we show that the optimum value of is approximately equal to the depletion region width in silicon.
